

Performance of a Low Voltage Highly Linear 24 GHz Down Conversion Mixer in 0.18- μm CMOS

Masum Hossain, Brian M Frank, *Member, IEEE*, and Yahia M. Antar, *Fellow, IEEE*

Electrical Engineering Department, Queen's University, Kingston ON, Canada K7L 3N6.

Electrical and Computer Engineering Department, Royal Military College of Canada, Kingston, ON, Canada K7K 7B4.

Abstract — A K-band low voltage, highly linear Gilbert cell mixer is presented in this paper. The goal of this work is to achieve highest possible linearity when the supply voltage is as low as 2 V. The proposed low voltage mixer topology has been experimentally verified with a down conversion mixer fabricated in a 0.18 μm CMOS process. Utilizing PMOS devices in the transconductance stage and using a 2 V supply voltage, the mixer can down convert from 24GHz to 10MHz with an input referred third order intercept of +20dBm and a conversion gain of +2dBm, thus making it a candidate for single chip receiver applications..

Index Terms — Mixer, Gilbert cell mixer, K-Band, CMOS, linearity

I. Introduction

The scaling of CMOS gate length and corresponding improvement in f_T has made CMOS process an attractive alternative to GaAs for high frequency front-end design. Though several K-band LNAs in CMOS have been reported in recent years, comparatively little research has been done on K-band CMOS mixers. A K-band CMOS mixer using single balanced Gilbert cell topology has been reported in [1] for down conversion from 24 GHz to 5 GHz, with more focus on the LNA. In [2], a 25 GHz mixer using 0.18- μm CMOS was demonstrated. However, low voltage operation was not considered as a 5V supply was used. On the other hand a low voltage CMOS mixer topology has been presented recently in [3]. However, performance of this mixer for K band applications was not considered. In this work we consider both high frequency and low voltage applications without sacrificing linearity. The proposed new CMOS mixer down converts from 24 GHz to a low IF of 10 MHz and at the same time achieves a high IIP_3 of +20 dBm using 2.0 V supply. The I - Q mixer implementation with a single transconductance stage is shown in Fig. 1. It is important to analyze mixer performance for K-band receiver design, as the performance of the front end limits the receiver sensitivity.

In today's single chip integrated receivers both image rejection receivers and direct conversion mixers require highly linear mixers. In image reject mixers, if the IF frequency is selected to be high enough, then the image band effectively gets suppressed.




Fig.1 24 GHz low IF Down conversion receiver

However, the nearby interferer bands remain at significant levels. The suppression of these nearby bands require high selectivity IF filtering which cannot be achieved in integrated circuit technology. However, one way to reduce this selectivity requirement is to use a highly linear mixer [4]. In the case of the direct conversion receivers, distortion degrades their sensitivity as compared to the image rejection receivers. As a result, the direct conversion receiver must use a balanced mixer with greater linearity to achieve similar immunity to distortion [5]. Thus one of the goals of this work is to improve the linearity of the Gilbert cell with less emphasis on the other performance parameters such as conversion gain and noise performance.

II. K Band Low Voltage Mixer Topology

Most of the on-chip CMOS double balanced mixers used for down conversion are based on the traditional bipolar cross coupled differential modulator stage introduced by Barry Gilbert in his original paper in 1968 [6], as shown in Fig. 2. In recent years several topologies have been investigated by researchers to accommodate reducing supply voltage and to reduce the tradeoff issues at the same time. The PMOS Folded mixer shown in Fig. 3 can address several limitations that arise from using a low supply voltage. By avoiding transistor stacking, extra headroom is available and this improves the conversion gain as well as the linearity.




Fig.2 Standard Gilbert Cell Mixer




Fig.3 A PMOS Folded Mixer

The use of a PMOS device can be justified considering the limitation of the linearity performance of the topology. We will first consider the linearity of the proposed mixer. The available headroom in most cases is limited by V_{DD} and for low voltage design transistor stacking further reduces the maximum output voltage swing. The available voltage headroom is related to the bias conditions and choice of load resistance (R_L). Although inductive loading can be used to increase available headroom, it has minimal effect for an IF as low as 10 MHz. Similarly using a MOS device as an active load also degrades the noise performance.

CMOS switches can also produce distortion in both low and high frequency. The analysis of high frequency distortion has been reported in [7]. According to [7], intermodulation distortion (IM_3), has strong bias dependence which can influence the over all IIP_3 . Although both the transconductance stage and the switching stage contribute nonlinearity and hence limit the IIP_3 , for scaled devices at high frequency and low voltage applications, it is the switching stage distortion that primarily sets the IIP_3 . For submicron CMOS the IIP_3 can be approximately expressed as follows, assuming enough headroom is available in the IF stage:

$$IIP_3 = 10 \left[1 + \log \left(128 \sqrt{\frac{2}{3}} \right) - \log(\theta) - \log \left(\frac{g_m}{I} \right) \right] \quad (1)$$

Here θ is vertical mobility degradation factor to take in to account the mobility degradation

$$\mu_{eff} = \frac{\mu}{(1 + \theta(V_{GS} - V_T))} \quad (2)$$

Considering a $12 \times 2.5 \mu\text{m}$ CMOS transistor that has a drain current of approximately $0.15 \text{mA} / \mu\text{m}$, the upper

limit of IIP_3 due to the transconductance stage can be estimated to be +25 dBm from (1). However the low IIP_3 of a K-band Gilbert cell mixer [8] indicates that the distortion of the switching stage severely limits the IIP_3 of the mixer.

The conversion gain (A_{CG}) of the proposed CMOS K-band mixer in Fig. 3 is relatively low because of the small transconductance in the RF stage at high frequencies due the use of PMOS devices. The mixer conversion gain can be approximated using an approach described in [9] that incorporates transition delay caused by the sinusoidal LO drive.

$$A_{CG} \approx \frac{2\sqrt{2}g_{mPMOS}R_{eq}V_{LO}}{(V_{GS} - V_T)_{switch} \pi} \sin \left(\frac{\sqrt{2}(V_{GS} - V_T)_{switch}}{V_{LO}} \right) \quad (3)$$

$$R_{eq} = r_0 \parallel R_L = \frac{\lambda R_L}{\lambda + R_L I_{SS} / 2} \quad (4)$$

Where λ is the body factor, and $(V_{GS} - V_T)_{switch}$ is the overdrive voltage of the switch.

III MIXER DESIGN

The optimization technique for Gilbert cell mixer which has been presented in [9] is applicable for low frequency applications. However, in a K-band mixer, design of the switching core is critical as the transistors are operating close to f_T . The switching stage was designed to minimize the switching delay. The optimum condition for the switching stage was found to be a minimum gate length transistor with $0.15 \text{mA}/\mu\text{m}$ current densities for minimum switching delay in the $0.18 \mu\text{m}$ process. Determining the size of transconductance stage devices is fairly simple; with the device biased at peak f_T current density [10], the device size is determined by the allowable power consumption. Using expressions (1) and (3), the required conversion gain and IIP_3 can be selected for a particular application and by optimizing the switching quad it is possible to achieve both conversion gain and linearity performance close to the specification. The source degeneration inductors of 300 pH are added in the transconductance stage to achieve higher linearity at the cost of conversion gain.

III. Experimental Results

To experimentally verify the presented mixer topology and optimization technique a K Band down conversion mixer has been designed to down convert an RF signal to the band from 10MHz – 1.5 GHz. The fabricated die photo is shown in Fig. 4.

Since linearity is the primary concern of the design, and to limit the power consumption, comparatively smaller transistors (10 X 2.5 μm) were chosen in the RF stage resulting in a transconductance of approximately 10 mS.

The expressions given in (1) and (3) predict an approximate conversion power gain better than +2 dBm and linearity better than +25 dBm. To reduce the even order distortion a CPW-CPS transition has also been used in this design. Since in a CPS line most of the electric fields of the even order modes are coupled to the ground through lossy substrate, the even order mode will experience more attenuation compared to that in a differential CPW line.




Fig.4 Experimental setup for the two tone test

Although a gate width of 4 X 2.5 μm was found to be the optimum size for devices in the switching stage, a width of 12X2.5 μm was used to provide a good match to the LO input at around 24 GHz and to reduce the loading effect of the transistor M_{load} . When integrated with an on-chip VCO, a 4 X 2.5 μm size is recommended as the optimum size. The output buffer and the transmission line matching were used for the measurements and they were later on carefully de-embedded to evaluate the actual mixer performance. The measurements were done by measuring a single ended IF due to measurements constraints so the second order intermodulation intercept IM_2 could not be measured.




Fig.5 Measured IF Spectrum of two tone test with $f_{RF1}=24.3$ GHz, $f_{RF2}=24.99$ GHz $f_{LO}=24.29$ GHz $P_{LO}=0$ dB





Fig.6 Measured and Simulated (a) conversion gain and (b) IIP_3 .

Fig. 4 shows the measurement setup. The results of the two tone test when the mixer down converts the signal




Fig.7 Measured and simulated LO matching




Fig.8 Measured LO-RF Isolation

from 24 GHz to 1.3 GHz are shown in Fig. 5. In simulation the mixer achieved an IM_2 of -73dBm . Measurement results show good consistency with simulated performance. The combination of conversion gain $>2\text{ dB}$, and linearity of $+20\text{dB}$ indicates that by optimizing the switching speed, the IIP_3 limit of the transconductance stage can be approached (Fig. 6). Good agreement between measured and simulated LO matching was observed in Fig. 7. The measured LO-RF isolation was found to be better than -28 dBm . The RF and IF matching was not measured due to the difficulty in achieving an accurate differential on-chip calibration.

VI. CONCLUSION

A high frequency mixer has been presented in this paper. The proposed topology utilizes folded architecture to enable low voltage operation. This is the first experimental demonstration of PMOS device for K-band application. Thus PMOS devices can be used even at K-band frequencies to reduce $1/f$ noise. The achieved input-referred third order intercept of 20 dBm is the highest reported using this technology and a 2.0 V supply voltage. This high linearity is achieved using PMOS devices and the folded mixer topology. By increasing the DC power consumption, it is possible to achieve higher conversion gain.

ACKNOWLEDGMENT

The authors would like to thank the communication research centre (CRC) for generous use of their experimental facilities, the National Science and Research Council (NSERC) for supporting this research, Dr. A. P. Freundorfer for useful suggestions.

References

- [1] X. Guan, A. Hajimiri, "A 24-GHz CMOS front-end", *IEEE J. Solid-State Circuits*, Vol. 39, pp. 368–373, Feb. 2004.
- [2] Tsai M-D, Wang Huei, "A .3-25GHz Ultrawideband Mixer using commercial 0.18-um CMOS technology," *IEEE microwave and wireless component lettrs*, Vol. 14, pp. 522-524, Nov. 2004.
- [3] Vidojkovic, V. et al, "A Low-Voltage Folded-Switching Mixer in 0.18- m CMOS," *IEEE J. Solid-State Circuits*, Vol. 40, pp. 1259–1264, June. 2005.
- [4] B. Razavi, "Design considerations for direct-conversion receivers," *IEEE trans. on Circuits and Systems-II*, Vol. 44, pp: 428-435, Jun 1997.
- [5] A. A. Abidi, "Direct conversion Radio Transceiver for digital communication," *IEEE J. Solid-State Circuits*, Vol. 30, no.12, pp. 1399-1410, Feb. 1995.
- [6] Gilbert, B, "A Precise Four-Quadrant Multiplier with Subnanosecond Response" *IEEE J. of Solid-State Circuits*, Vol. SC-3, No. 4, Dec 1968.
- [7] M.T. Terovitis, G. Meyer, "Intermodulation distortion in Current commutating mixer," *IEEE J. Solid-State Circuits*, Vol. 35, pp. 1461–1473, Oct. 2000.
- [8] Verma A, Gao Li, Kenneth K.O, Lin J, "A K-band Down-Conversion mixer with 1.4 GHz bandwidth in 0.13- um CMOS technology," *IEEE Microwave and Wireless Component Letters*, Vol. 15, No. 8, Aug, 2005.
- [9] J. Rudell et. al. "A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone application," *IEEE J. Solid-State Circuits*, Vol. 36, pp. 2003-2015, Dec. 2001.
- [10] S.P. Voinigescu et. al., "A Comparison of Silicon and III-V Technology Performance and Building Block Implementations for 10 and 40 Gb/s Optical Networking ICs," *International Journal of High Speed Electronics and Systems*, Vol.13, No.1, pp.27-57, Mar. 2003.