This section describes the data structures used in the SLT processors. A hierarchical structure was chosen which is closely related to the physical layout of the system. Some of these data structures were first proposed in Reference 8.