

Terasic D5M Camera Sensor

ECE492 – Winter 2014 - Group 9

Brent Erickson

Mavis Chan

Sydney Bitner

Introduction

Terasic provides a 5MP camera sensor that is compatible with the DE2 board. There is supplied University IP that helps to interface with and configure the camera. This tutorial will demonstrate the hardware setup required in order to write Camera data to SRAM.

QSys


Required Components

- Nios II Processor
- Audio and Video Config
- Video-In Decoder
- Bayer Pattern Resampler
- Clipper
- Scaler
- DMA Controller
- SRAM/SSRAM Controller


Usage

Adding the above components and setting the given configuration values will output a 320x240 8-bit color image.


Audio and Video Config




Video-In Decoder




Bayer Pattern Resampler




Clipper




Scaler



DMA Controller



SRAM/SSRAM Controller



Full Qsys Machine with interconnects

Use	Connections	Name	Description	Export
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk
<input checked="" type="checkbox"/>		clk_in	Clock Input	reset
<input checked="" type="checkbox"/>		clk_in_reset	Reset Input	
<input checked="" type="checkbox"/>		clk	Clock Output	
<input checked="" type="checkbox"/>		clk_reset	Reset Output	
<input checked="" type="checkbox"/>		clk_1	Clock Source	
<input checked="" type="checkbox"/>		clk_in	Clock Input	
<input checked="" type="checkbox"/>		clk_in_reset	Reset Input	
<input checked="" type="checkbox"/>		clk	Clock Output	
<input checked="" type="checkbox"/>		clk_reset	Reset Output	
<input checked="" type="checkbox"/>		altpll_0	Avalon ALPLL	
<input checked="" type="checkbox"/>		inclk_interface	Clock Input	
<input checked="" type="checkbox"/>		inclk_interface_reset	Reset Input	
<input checked="" type="checkbox"/>		pll_slave	Avalon Memory Mapped Slave	
<input checked="" type="checkbox"/>		c0	Clock Output	
<input checked="" type="checkbox"/>		c1	Clock Output	
<input checked="" type="checkbox"/>		c2	Clock Output	
<input checked="" type="checkbox"/>		areset_conduit	Conduit	
<input checked="" type="checkbox"/>		locked_conduit	Conduit	
<input checked="" type="checkbox"/>		phasedone_conduit	Conduit	
<input checked="" type="checkbox"/>		altpll_1	Avalon ALPLL	
<input checked="" type="checkbox"/>		inclk_interface	Clock Input	
<input checked="" type="checkbox"/>		inclk_interface_reset	Reset Input	
<input checked="" type="checkbox"/>		pll_slave	Avalon Memory Mapped Slave	
<input checked="" type="checkbox"/>		c0	Clock Output	
<input checked="" type="checkbox"/>		areset_conduit	Conduit	
<input checked="" type="checkbox"/>		locked_conduit	Conduit	
<input checked="" type="checkbox"/>		phasedone_conduit	Conduit	
<input checked="" type="checkbox"/>		nios2_qsys_0	Nios II Processor	
<input checked="" type="checkbox"/>		clk	Clock Input	
<input checked="" type="checkbox"/>		reset_n	Reset Input	
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master	
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master	
<input checked="" type="checkbox"/>		jtag_debug_module_re...	Reset Output	
<input checked="" type="checkbox"/>		jtag_debug_module	Avalon Memory Mapped Slave	
<input checked="" type="checkbox"/>		custom_instruction_m...	Custom Instruction Master	
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral	
<input checked="" type="checkbox"/>		clk	Clock Input	
<input checked="" type="checkbox"/>		reset	Reset Input	
<input checked="" type="checkbox"/>		control_slave	Avalon Memory Mapped Slave	
<input checked="" type="checkbox"/>		timer_0	Interval Timer	
<input checked="" type="checkbox"/>		clk	Clock Input	
<input checked="" type="checkbox"/>		reset	Reset Input	
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	
<input checked="" type="checkbox"/>		camera	Audio and Video Config	
<input checked="" type="checkbox"/>		clock_reset	Clock Input	
<input checked="" type="checkbox"/>		clock_reset_reset	Reset Input	
<input checked="" type="checkbox"/>		avalon_av_config_slave	Avalon Memory Mapped Slave	
<input checked="" type="checkbox"/>		external_interface	Conduit	
<input checked="" type="checkbox"/>		D5M_Decoder	Video-In Decoder	
<input checked="" type="checkbox"/>		clock_reset	Clock Input	
<input checked="" type="checkbox"/>		clock_reset_reset	Reset Input	
<input checked="" type="checkbox"/>		avalon_decoder_source	Avalon Streaming Source	
<input checked="" type="checkbox"/>		external_interface	Conduit	
<input checked="" type="checkbox"/>		video_bayer_resamp...	Bayer Pattern Resampler	
<input checked="" type="checkbox"/>		clock_reset	Clock Input	
<input checked="" type="checkbox"/>		clock_reset_reset	Reset Input	
<input checked="" type="checkbox"/>		avalon_bayer_sink	Avalon Streaming Sink	
<input checked="" type="checkbox"/>		avalon_bayer_source	Avalon Streaming Source	
<input checked="" type="checkbox"/>		video_clipper_0	Clipper	
<input checked="" type="checkbox"/>		clock_reset	Clock Input	
<input checked="" type="checkbox"/>		clock_reset_reset	Reset Input	
<input checked="" type="checkbox"/>		avalon_clipper_sink	Avalon Streaming Sink	
<input checked="" type="checkbox"/>		avalon_clipper_source	Avalon Streaming Source	
<input checked="" type="checkbox"/>		video_scaler_0	Scaler	
<input checked="" type="checkbox"/>		clock_reset	Clock Input	
<input checked="" type="checkbox"/>		clock_reset_reset	Reset Input	
<input checked="" type="checkbox"/>		avalon_scaler_sink	Avalon Streaming Sink	
<input checked="" type="checkbox"/>		avalon_scaler_source	Avalon Streaming Source	
<input checked="" type="checkbox"/>		video_dma_controller...	DMA Controller	
<input checked="" type="checkbox"/>		clock_reset	Clock Input	
<input checked="" type="checkbox"/>		clock_reset_reset	Reset Input	
<input checked="" type="checkbox"/>		avalon_dma_sink	Avalon Streaming Sink	
<input checked="" type="checkbox"/>		avalon_dma_control_s...	Avalon Memory Mapped Slave	
<input checked="" type="checkbox"/>		avalon_dma_master	Avalon Memory Mapped Master	
<input checked="" type="checkbox"/>		sram_0	SRAM/SRAM Controller	
<input checked="" type="checkbox"/>		clock_reset	Clock Input	
<input checked="" type="checkbox"/>		clock_reset_reset	Reset Input	
<input checked="" type="checkbox"/>		external_interface	Conduit	
<input checked="" type="checkbox"/>		avalon_sram_slave	Avalon Memory Mapped Slave	

Top Level

PIN Mapping Changes

Note: We assume that the camera is connected to GPIO_1

Remap the following pins currently assigned to GPIO_1 to CCD_DATA. This is necessary to access the block of data pins required for decoding. The pins are “backwards” in relation to traditional pin mapping and are not a contiguous set of pins. Re-mapping allows us to access them as if they were.

CCD_DATA[11]	Location	PIN_K26
CCD_DATA[10]	Location	PIN_M23
CCD_DATA[9]	Location	PIN_M19
CCD_DATA[8]	Location	PIN_M20
CCD_DATA[7]	Location	PIN_N20
CCD_DATA[6]	Location	PIN_M21
CCD_DATA[5]	Location	PIN_M24
CCD_DATA[4]	Location	PIN_M25
CCD_DATA[3]	Location	PIN_N24
CCD_DATA[2]	Location	PIN_P24
CCD_DATA[1]	Location	PIN_R25
CCD_DATA[0]	Location	PIN_R24

VHDL Changes

Entity

The newly added PINs need to be added to the toplevel entity:

```
entity BioLock is
    port (
        -- Reset and Clock
        KEY          : in std_logic_vector (0 downto 0);
        CLOCK_50     : in std_logic;
        CLOCK_27     : in std_logic;

        -- Off Chip
        GPIO_1       : inout std_logic_vector(35 downto 0);
        CCD_DATA     : in std_logic_vector(11 downto 0);

        ...
        ...
    );
```

Nios Component

The camera components from the qsys machine also need to be added to the nios_system component:

--Camera

```
camera_external_interface_SDAT : inout std_logic := 'X'; -- SDAT
camera_external_interface_SCLK : out std_logic; -- SCLK
d5m_decoder_external_interface_PIXEL_CLK : in std_logic := 'X'; -- PIXEL_CLK
d5m_decoder_external_interface_LINE_VALID : in std_logic := 'X'; -- LINE_VALID
d5m_decoder_external_interface_FRAME_VALID : in std_logic := 'X'; -- FRAME_VALID
d5m_decoder_external_interface_PIXEL_DATA : in std_logic_vector(11 downto 0) := (others => 'X');
-- PIXEL_DATA
```

Port Map

The following need to be added to the process for the camera reset and clock pins

```
GPIO_1(17) <= '1'; --reset
GPIO_1(16) <= CLOCK_50;
```

The following need to be added to the port map for the nios system:

```
camera_external_interface_SDAT => GPIO_1(23), -- camera_external_interface.SDAT
camera_external_interface_SCLK => GPIO_1(24), -- .SCLK
d5m_decoder_external_interface_PIXEL_CLK => GPIO_1(0), -- .PIXEL_CLK
d5m_decoder_external_interface_LINE_VALID => GPIO_1(21), -- .LINE_VALID
d5m_decoder_external_interface_FRAME_VALID => GPIO_1(22), -- .FRAME_VALID
d5m_decoder_external_interface_PIXEL_DATA => CCD_DATA,
```

Other Info

At this point, data is being written directly into SRAM. There are 320x240x4 bytes used and can be read directly from SRAM by the nios processor. Each set of 4 bytes corresponds to a single pixel (R, G, B, NULL). This format correlates to the BMP format.

Readings

The following readings proved useful when researching how to get the D5M module working:

- http://www.terasic.com.tw/attachment/archive/282/TRDB_D5M_UserGuide.pdf
- <http://www.alteraforum.com/forum/showthread.php?t=29018>
- <http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=39&No=281&PartNo=2>
- <https://www.youtube.com/watch?v=dPq7ROJiM90> (for proof that it actually worked for someone else)